




UDPSDR-HF2 Receiver Front-end



User's Manual
Version 3.5 – 3 October 2013



© Copyright 2013 Zephyr Engineering, Inc

| | | |
|------------|---|-----------|
| 1 | <u>HARDWARE DESCRIPTION</u> | 1 |
| 1.1 | UDPSDR-HF2 CONNECTORS, HEADERS AND JUMPERS | 1 |
| 1.1.1 | UDPSDR-HF2 CONNECTORS | 1 |
| 1.1.2 | UDPSDR-HF2 HEADERS AND JUMPERS | 3 |
| 1.2 | BEMICROSDK CONNECTORS, SWITCHES AND LEDS | 4 |
| 1.2.1 | BEMICROSDK CONNECTORS | 4 |
| 1.2.2 | BEMICROSDK LEDS | 5 |
| 1.2.3 | BEMICROSDK SWITCHES | 7 |
| 2 | <u>QUICK START GUIDE</u> | 9 |
| 3 | <u>DETAILED OPERATION</u> | 9 |
| 3.1 | STEP QS1 – DOWNLOAD AND INSTALL PROGRAMMING SOFTWARE | 10 |
| 3.1.1 | HOW TO DETERMINE WHAT PROGRAMMING SOFTWARE YOU NEED | 10 |
| 3.1.2 | DOWNLOAD AND INSTALL SOFTWARE | 11 |
| 3.2 | STEP QS2 – INSTALL USB BLASTER DRIVER | 12 |
| 3.3 | STEP QS3 – PROGRAM BEMICROSDK | 13 |
| 3.3.1 | SIDEBAR: BEMICROSDK CONFIGURATION FLASH ROM AND THE UFB | 13 |
| 3.3.2 | QS3A – CREATING A USER FLASH BLOCK FILE | 14 |
| 3.3.3 | QS3B – PROGRAMMING THE BEMICROSDK CONFIGURATION FLASH ROM | 14 |
| 3.3.4 | SIDEBAR: HOW THE BEMICROSDK GETS ITS MAC AND IP ADDRESSES | 14 |
| 3.4 | STEP QS4 – MAKE EXTERNAL CONNECTIONS | 15 |
| 3.4.1 | QS4B – ANTENNA | 15 |
| 3.4.2 | QS4C – ETHERNET DATA CONNECTION | 15 |
| 3.4.3 | QS4D – POWER | 15 |
| 3.5 | STEP QS5 – INSTALL AND RUN GUI SOFTWARE | 16 |
| 3.5.1 | HSDR | 16 |
| 3.5.2 | SDR# | 17 |
| 3.5.3 | POWERSDR | 18 |
| 3.5.4 | GNURADIO | 18 |
| 4 | <u>TROUBLESHOOTING</u> | 19 |
| 4.1 | PATH VARIABLE INCORRECTLY SET | 19 |
| 4.2 | JAVA NOT INSTALLED | 19 |
| 4.3 | NETWORK CABLE NOT PLUGGED IN | 20 |
| 4.4 | INCORRECT NETWORK ADDRESS ASSIGNMENTS | 20 |
| 4.5 | EXTIO.DLL NOT IN CORRECT DIRECTORY | 20 |
| 5 | <u>THEORY OF OPERATION</u> | 20 |
| 5.1 | UDPSDR-HF2 FRONT-END HARDWARE | 20 |
| 5.2 | UDPSDR-HF2 FPGA CODE | 21 |
| 6 | <u>SPECIFICATIONS</u> | 22 |
| 7 | <u>APPENDIX A – UDPSDR-HF2 J1/J2 PIN DEFINITIONS</u> | 23 |

1 Hardware Description

The following sections will help familiarize you with the setup and connections to your SDRstick™ HF2 SDR receiver.

1.1 UDPSDR-HF2 Connectors, Headers and Jumpers

See Figure 1 for UDPSDR-HF2 connector and jumper locations.




Figure 1 UDPSDR-HF2 Topside Connectors and Jumpers

1.1.1 UDPSDR-HF2 Connectors

1.1.1.1 J1 and J2 – BeMicroSDK connector

The J1 and J2 80-pin dual-sided MEC-style edge connectors plug onto the gold-finger edge connector on the end of the BeMicroSDK. Either J1 or J2 connect digital data and power between the HF2 and the BeMicroSDK. Either connector may be used; all J1 and J2 pins are connected in parallel.

Note that the HF2 uses the BeMicroSDK pin assignments, not the MEC connector pin assignments from the Samtec data sheet. Pin 1 is marked on HF2 by a white dot. The pin 1 ends of J1 and J2 are closest to the JP1 header. The BeMicroSDK pin 1 is clearly marked with a “1”. The two correct HF2-to-BeMicroSDK pairings are shown in Figure 2. Keep in mind that the configuration on the right may introduce some digital noise into the HF2 front end due to the proximity of the BeMicroSDK digital circuits positioned directly above the sensitive HF2 front-end circuitry.




Figure 2 - The two correct HF2-BeMicroSDK pairings

1.1.1.2 J3 and P1 - Power In

Power is supplied to the receiver in one of three ways (listed in most-to-least desirable order): J3, P1 or USB. The combination SDRstick™ HF2 requires 5VDC at about 950mA.

J3 and P1 are equivalent, since they are in parallel. J3 mates with a 2.35mm x .07mm barrel plug (CUI part #PP-012, Digi-Key part#CP-012-ND). P1 is provided for either a two-pin SMT header (TE part #3-647166-2, Digi-Key part #A113590-ND) or just pads for soldering wire leads. The center pin of J3 is positive. P1 pin 1 is positive and is marked with a white dot adjacent to the pad. See Figure 3 for details.

USB 1.1 and most USB 2.0 ports cannot power the SDRstick™ HF2. Some USB 2.0 ports have been observed to work, even though the 950mA supply current greatly exceeds the USB 2.0 maximum. USB 3.0 can supply enough current, and may work.

NOTE: In order to use the USB port for power, the Altera USB Blaster driver must be loaded onto the PC. The BeMicroSDK will not even turn on until this driver is properly installed. No driver is required to power the receiver from J3 or P1. See the Quick Start Guide.

WARNING: NEVER APPLY EXTERNAL POWER TO J3/P1 WHILE PLUGGED INTO ANY USB PORT! THIS CAN DAMAGE YOUR USB PORT!




Figure 3 - Power Connector Detail

1.1.1.3 J4 – Reference Clock Input (optional)

J4 can be used as an optional reference clock input. You may apply a 2V peak-to-peak 10MHz sine-wave input from a GPS-disciplined oscillator to this standard SMA jack. This signal is squared and applied to an FPGA input. FPGA code can phase-lock the on-board 122.88MHz VCXO sampling clock to this signal for precise frequency control of the ADC sampling clock.

Note: The current FPGA code implementations do not use the J4 input. It is available as an option for the user.

1.1.1.4 J5 – RF Input

The receiver RF input is connected to J5, a standard SMA jack. J5 may be connected directly to a 50-ohm antenna or to the receive port of the UDPSDR-TX2 transmitter.

1.1.1.5 J6 – Phones Out (optional)

Plug headphones into J6, a 3.5mm stereo jack, which connects to the on-board CODEC/headphone amplifier.

Note: The current FPGA code implementations send receive audio to the PC sound system rather than to J6. It is available as an option for the user.

1.1.2 UDPSDR-HF2 Headers and Jumpers

1.1.2.1 JP1 – TERM Header

Placing a 2mm jumper on JP1 pins 2-3 adds a 50-ohm termination to the **Reference Clock Input** from J4. JP1 pin 1 is connected to system ground for use while probing the J4 input signal on pin 2. Placing a jumper on JP1 pins 1-2 will place an AC ground across the J4 input, and is not recommended while driving a signal into J4. (Factory default is no jumper installed.)

1.1.2.2 P3 and P4 – Optional Filter Headers

Optional headers P3 and P4 can be used to replace FL1 with a daughter card containing user-defined mixing, filtering and/or amplification. The user must remove R21 and R22 and install headers at P3 and P4 (Molex part #87759-0664, Digi-Key part #0877590674-ND). The anti-aliasing filter between the LNA and the ADC will also have to be modified in order to pass higher frequencies, if this is required. Please consult the factory for customization options.

Headers P3 and P4 are available as a user option. See Table 1 for P3 and P4 pin connections.

| P3/P4 pin number | P3 function | P4 function |
|------------------|---------------------------|-------------------------|
| 1 | +3.3V | +3.3V |
| 2 | +3.3V | +3.3V |
| 3 | on-board FL1 LPF input | RF to LNA input |
| 4 | RF from attenuator output | on-board FL1 LPF output |
| 5 | GND | GND |
| 6 | GND | GND |

Table 1 - P3 and P4 Header Pin Connections

1.2 BeMicroSDK Connectors, Switches and LEDs

See Figure 4 for BeMicroSDK connector, switch and LED locations.




Figure 4 - BeMicroSDK Connectors, Switches and LEDs

1.2.1 BeMicroSDK Connectors

There are three connectors on the BeMicroSDK: one USB type A, one Ethernet RJ-45 and one 80-contact MEC edge connector.

1.2.1.1 USB Connector (X201)

The USB connector is used to program both the FPGA configuration RAM and the BeMicroSDK configuration flash memory. The BeMicroSDK appears to the host PC as an Altera Byte Blaster.

The USB connector can also be used to power the SDRstick™ HF2 when it is connected to a port that can supply sufficient power. USB 3.0 ports and some USB 2.0 powered hubs can power this 950mA load, however it is highly recommended to use a 5V well regulated power supply on J3 (or P1) rather than the SDRstick™ USB connector.

WARNING: NEVER APPLY EXTERNAL POWER TO J3/P1 WHILE PLUGGED INTO ANY USB PORT! THIS CAN DAMAGE YOUR USB PORT!

Note: In order to get the SDRstick™ HF2 to power up from a Windows PC USB port, the Altera Byte Blaster driver must be installed. A Byte Blaster driver is not needed for PCs running Linux in order to power up the SDRstick™ HF2.

1.2.1.2 Ethernet Connector (X602)

The Ethernet connector (X602) is a standard RJ-45 connector. The BeMicroSDK supports 10/100Mbps Ethernet, but 100Mbps is required for SDRstick™ HF2. This connection is used for the receive data stream to a host PC or network switch.

1.2.1.3 MEC Edge connector (X701)

The 80-contact MEC-style edge connector plugs into the UDPSDR-HF2 front-end board. All of the digital signals between the HF2 and the BeMicroSDK use this connector. Pin 1 is clearly marked on both the BeMicroSDK and the HF2 board.

Note: The pin numbering is different than that shown on the Samtec connector data sheet. Be sure to only plug the boards together in one of the two configurations shown in Figure 2.

1.2.2 BeMicroSDK LEDs

There are two groups of LEDs on the BeMicroSDK: a group of 3 status LEDs below the RJ-45 connector and a group of 8 user LEDs alongside the MEC connector.

1.2.2.1 Status LEDs (V701, V703, V704)

The leftmost status LED (V701) is the green power indicator LED. The middle status LED (V703) is yellow, and is lit when the FPGA CONF_DONE pin goes high. The rightmost status LED (V704) is red and lights when pin 4 of the MEC connector is pulled low (PWREN2# asserted). Since HF2 never drives this pin low, this LED should never be lit. See Figure 5 for the status LED locations.




Figure 5 - BeMicroSDK Status LEDs

1.2.2.2 User LEDs (LED1 – LED8)

The eight user LEDs (LED1 – LED8) are under FPGA firmware control. Since the function of these LEDs is defined by the FPGA firmware, they can have any desired meaning. Some of the user LEDs are used to indicate some common conditions by the SDRstick™ firmware, shown in Table 2. See Figure 6 for user LED locations.

| LED | Function |
|---------------|--|
| LED8 (top) | lit on A/D converter overload condition |
| LED7 | lit on FIFO overflow (internal error condition) |
| LED6 | off |
| LED5 | off |
| LED4 | off |
| LED3 | off |
| LED2 | Heartbeat: flashes ~ 1Hz from HF2 122.88MHz clock |
| LED1 (bottom) | Heartbeat: flashes ~ 1Hz from BeMicroSDK 50MHz clock |

Table 2- UDPSDR-HF2 Firmware User LED Indicators




Figure 6- BeMicroSDK User LEDs

1.2.3 BeMicroSDK Switches

There are five switches on the BeMicroSDK: three push-button switches and two slide switches. See Figure 7 for switch locations.

1.2.3.1 Push-button Switches (S502 – S504)

The bottom push-button switch (S502), labeled “RECFG”, is used to force an FPGA reconfiguration. When this switch is pressed, the FPGA is reloaded from the on-board flash memory and restarts in the same manner as a power-on reset.

The middle push-button switch (S503), labeled “Reset”, is used to reset the FPGA logic and internal soft-core CPU. Note that this does not cause a reconfiguration; it merely restarts the FPGA logic from a known reset state.

The top push-button switch (S504), labeled “User”, can be read by the FPGA firmware. This switch is not currently used.




Figure 7 - BeMicroSDK Switches

1.2.3.2 Slide Switches (SW1-1, SW1-2)

The two slide switches, SW1-1 (bottom) and SW1-2 (top), can be read under FPGA firmware control. SW1-1 and SW1-2 are not currently used by the FPGA firmware.

2 Quick Start Guide

This quick start guide will lead you through the steps to get your SDRstick™ HF2 receiver operating. Please refer to Section 3 for in-depth information on each of these steps. If your BeMicroSDK came pre-programmed from the factory, you can skip steps QS1 and QS3.

- QS1. Download and install programming software
 - a. Download and install Altera Quartus II Web Edition
 - b. Download and install SDRstick™ Programmer
- QS2. Install Altera USB Blaster hardware driver (only needed for Windows)
 - a. Plug in BeMicroSDK and point to driver
 - b. Verify that power LED **V701** lights on BeMicroSDK
- QS3. Program BeMicroSDK
 - a. Use SDRstick™ Programmer to create User Flash Block FLASH file (make sure to choose an IP address on the same subnet as the PC, or use DHCP with a server that issues IP addresses on the same subnet)
 - b. Use SDRstick™ Programmer to program three FLASH files (two firmware and one user block) into BeMicroSDK flash memory
- QS4. Make external connections
 - a. Remove BeMicroSDK from computer
 - b. Install HF2 onto BeMicroSDK and connect antenna to **J5**
 - c. Connect Ethernet cable to host PC or network
 - d. Connect power and observe two flashing heartbeat LEDs on BeMicroSDK
- QS5. Install and Run GUI software on computer
 - a. One or more of GNURadio, HDSDR, SDR#, PowerSDR™ are options
 - b. ExtIO_SDRSTICK.dll must be placed into the same directory as the executable files – a separate copy is required for each GUI
 - c. For HDSDR and SDR#, observe that SDRstick discovery was successful
 - d. For PowerSDR™, configure for Hermes, 1 RX and 384K data rate
 - e. Receive audio is delivered via the PC's sound system

3 Detailed Operation

The sections of this chapter contain (or provide links to) detailed information on each step necessary to successfully set up the SDRstick™ HF2 Software Defined Receiver. It is beyond the scope of this document to cover operating-system specific procedures that are necessary to set up the receiver. It is assumed that the user is capable of performing the tasks in the following list. Please consult your PC and/or operating system documentation or use on-line searches to become comfortable with these procedures.

- Install applications
- Check system information and update hardware drivers
- Enable/disable both wired and wireless network ports
- Change PC IP address and network mask
- Enable and disable PC DHCP client
- Use console to check IP address and ping network devices
- Check/set environment variables using the system properties dialog box
- Navigate PC file system to copy and move files

3.1 Step QS1 – Download and Install Programming Software

The design and programming software for the BeMicroSDK is available for free download from the Internet. (Note that this software is different from the SDR GUI software that is used to operate the radio. We will cover that in section 3.5) There are four components to this support software. Which of the four components you need are determined by how you are going to use your HF2 receiver. See Table 3 for a quick summary of the support software components.

| Support Software | Size | Source | Used To |
|--|-------|--|---|
| Quartus II Web Edition Design Software | 4.4GB | Altera.com | Write, modify, compile and program FPGA firmware into FPGA configuration SRAM |
| Quartus II Programmer | 140MB | Altera.com | Program FPGA firmware into FPGA configuration SRAM |
| USB Blaster Driver | - | Included in Quartus II Web Edition and Quartus II Programmer | Enable BeMicroSDK USB power (Windows); required to program FPGA configuration SRAM or BeMicroSDK configuration flash memory |
| SDRstick™ Programmer | 750KB | svn.SDRstick.com | Program BeMicroSDK configuration flash memory; create SDRstick™ User Block FLASH files |

Table 3- Support Software Components

3.1.1 How to Determine What Programming Software You Need

To help you to determine what software to load, first we will explain a bit about how the FPGA works and then show you what each software program does.

3.1.1.1 SideBar: FPGA Configuration Technical Details

The FPGA stores its configuration (firmware) in internal static memory cells (SRAM). This internal FPGA memory is aptly called **configuration SRAM**. Since configuration SRAM is volatile, it must be initialized every time the FPGA is powered on. This can be done in two ways: from the USB port or from the BeMicroSDK on-board flash-programmable ROM. When power is first applied, dedicated circuitry inside the FPGA automatically loads the configuration SRAM from this configuration flash ROM, if it contains FPGA firmware. (Note that even if the ROM does contain a valid firmware load,

the FPGA configuration SRAM can be overwritten with a new firmware load from the USB port at any time.)

For the SDRstick™ HF2 receiver to work immediately on power-up, the BeMicroSDK configuration flash ROM must be programmed with the FPGA firmware load.

The Quartus II Web Edition software and the Quartus II Programmer software are both capable of writing directly to the FPGA configuration SRAM, but not to the BeMicroSDK configuration flash ROM. The SDRstick™ Programmer software was developed to write FPGA firmware loads to the BeMicroSDK configuration flash ROM, allowing the receiver to run immediately after power is applied.

The SDRstick™ Programmer uses components from the Quartus II Web Edition, as well as the USB Blaster Driver. Therefore, the USB Blaster Driver and the Quartus II Web Edition software must be installed in order to use SDRstick™ Programmer.

3.1.1.2 Determine Software Components

See table Table 4 to determine what software you will need to install, depending on how you want to configure your SDRstick™ HF2 receiver.

If your BeMicroSDK came pre-loaded from the factory and you are powering it from external power, you do not need to install any support software. If, at some point, you want to upgrade the firmware, you will need to install the necessary components from Table 4. You can do this at any time, as you need them.

| To Do This | You Need This Support Software |
|---|--|
| Power HF2 from external power | none |
| Power HF2 from USB power (Linux) | none |
| Power HF2 from USB power (Windows) | USB Blaster Driver |
| Program or update FPGA firmware into BeMicroSDK configuration flash memory | Quartus II Web Edition, USB Blaster Driver, SDRstick™ Programmer |
| Program FPGA firmware into FPGA configuration SRAM for debugging (this is not common) | Quartus II Web Edition or Quartus II Programmer, USB Blaster Driver |
| Write custom FPGA firmware and program into FPGA configuration SRAM | Quartus II Web Edition, USB Blaster Driver |
| Write custom FPGA firmware and program into BeMicroSDK configuration flash memory | Quartus II Web Edition, USB Blaster Driver, SDRstick™ Programmer |

Table 4 - Support Software Requirements

3.1.2 Download and Install Software

After you have determined what support software you need, go to <altera.com> and/or <svn.sdrstick.com> and download the installation files. If you need more detailed installation information, please download the **beradio lab** from the <beradio> section of

<svn.sdrstick.com>. Sections 2.4 and 2.5 of the lab walk you through the Quartus II Web Edition and USB Blaster driver installation.

3.1.2.1 Quartus II Web Edition

This is an extremely large download (about 4.4GB). Unless you have a fast connection to the Internet, it will take a long time to download. You may be able to save some download time by downloading individual files rather than the entire Quartus II Web Edition package. Click on the “Individual Files” tab to select individual components. You will need two components: **Quartus II Software (includes Nios II EDS and Cyclone II, Cyclone III, Cyclone IV device support)**. The combined size of these two components is only a bit over 2GB. After the download finishes, click on the file to install the software.

3.1.2.2 Quartus II Programmer

To load the Quartus II Programmer, you must go to the “Individual Files” tab and select **Quartus II Programmer and SignalTap II**. The size is about 140MB. After the download finishes, click on the file to install the software.

3.1.2.3 USB Blaster Driver

No download of the USB Blaster driver is required, as it is included with both the Quartus II Web Edition and Quartus II Programmer.

3.1.2.4 SDRstick™ Programmer

SDRstick™ Programmer is a Windows application that you can download from <svn.sdrstick.com>. Look in the <sdrstick-release> directory under <sdrstick-programmer>.

The SDRstick™ Programmer from <svn.sdrstick.com> is an executable windows installer file. Run the installer and follow the instructions. To un-install, run the installer again and select the uninstall option.

3.2 Step QS2 – Install USB Blaster Driver

The USB Blaster driver is included in the Quartus II Web Edition and Quartus II Programmer software. Once you have installed one of those two applications, plug the BeMicroSDK (without the HF2 attached) into a USB port. Cancel the windows installation of the driver, and go to the device manager. Find the “USB Blaster” entry in the table (it will have a yellow “!” next to it) and update the driver for it. Point the updater to the drivers, typically in the <C:\altera\13.0\quartus\drivers> for version 13.0. The system variable QUARTUS_ROOTDIR should contain the path to the directory containing the <drivers> directory.

Once the USB Blaster driver is properly installed, the power LED should light on the BeMicroSDK.

NOTE: The USB Blaster driver is not available as a separate download. If you intend to power your SDRstick™ from the USB port, you must download and install either the Quartus II Web Edition or the Quartus II Programmer software.

3.3 Step QS3 – Program BeMicroSDK

SDRstick™ Programmer is used for two functions. The first function is to create a User Flash Block file. The second function is to program FLASH format files into the BeMicroSDK configuration flash ROM. The SDRstick™ Programmer GUI is shown in Figure 8. The left pane is used to create a User Flash Block, and the right pane is used to program FLASH format files into the configuration flash ROM on the BeMicroSDK.

3.3.1 SideBar: BeMicroSDK Configuration flash ROM and the UFB

The BeMicroSDK flash ROM is divided up into three sections: FPGA fabric, NIOS soft-core CPU program code and the User Flash Block (UFB). Each of these sections is programmed from a FLASH format file. Two of these files provide the functionality of the FPGA and are supplied by the factory. The third file defines the contents of the UFB.

Each FLASH file contains a starting address and a length, and corresponds to one of the three sections of the ROM. Thus, the FLASH files may be specified in any order, and one, two or three at a time.

The UFB contains the user-defined MAC and IP addresses, and a flag bit that, when set, causes the BeMicroSDK to request an IP address from a DHCP server. The UFB can be expanded to include other user-defined parameters in the future.



Figure 8- SDRstick™ Programmer Window

3.3.2 QS3a – Creating a User Flash Block File

When SDRstick™ Programmer is opened, the **Create UFB** pane contains a default MAC address of **00:07:ed:fc:fd:fe**, a default IP address of **192.168.1.26** and the DHCP client turned off. Note that these are only the defaults that may be used to create a UFB FLASH file, and **do not reflect** the current BeMicroSDK network settings.

Enter the desired MAC address and either enter an IP address or check the **Use DHCP** box to enable the SDRstick™ DHCP client to request an IP address from a DHCP server.

Note: You must specify a unique MAC address on your network for each device (including SDRstick™ radios) even if you use DHCP to obtain an IP address.

Once you have set the network parameters, click **Generate**. You will be prompted for a path and a file name for the UFB FLASH file. For the network parameters to take effect, you must program this file into the BeMicroSDK configuration flash ROM using the **Program Flash** pane.

Note: A Java script generates the FLASH file. If file generation appears to complete normally but no FLASH file is created, check to make sure an up to date version of Java is installed on the PC.

3.3.3 QS3b – Programming the BeMicroSDK Configuration Flash ROM

Use the **Program Flash** pane to program FPGA firmware FLASH files and UFB FLASH file into the BeMicroSDK configuration flash ROM.

Click the **Add...** button to add files to the **Files to Program** window. Files can be added in any order. A section of the ROM will only be programmed if the corresponding FLASH file appears in this window, otherwise that section will be unaffected. You can update the UFB without updating the firmware, and vice-versa. Click the **Program** button to program the files into the configuration flash on the BeMicroSDK.

Note: Components of Quartus II Web Edition are used by SDRstick™ Programmer to program the BeMicroSDK configuration flash ROM. You should see several command windows containing scrolling text “pop up” and then close. The windows should appear long enough for you to read a few lines on each one. If nothing appears to happen, it is likely that your PATH variable is incorrectly set. Refer to PATH variable incorrectly set in section 4.1 for a solution.

3.3.4 SideBar: How the BeMicroSDK Gets Its MAC and IP Addresses

When the SDRstick™ is first powered on, it goes through a multi-step process to determine what MAC and IP address to use on the network.

To determine its MAC address, the SDRstick™ first looks to see if there is a valid UFB. If a valid UFB exists, the MAC address is obtained from the UFB. If no valid UFB exists

(i.e., it was not programmed into the configuration flash ROM), then the MAC address is set to **00:07:ed:01:23:45**. This is in the Altera block of IP addresses with the last three octets set to 0x012345.

Note: In order to use multiple SDRstick™ radios on the same network, you **MUST** set unique MAC addresses for each radio that are different from any other MAC address on the same network.

To determine its IP address, the SDRstick™ first looks to see if there is a valid UFB.

If there is a valid UFB, the SDRstick™ then looks to see if the DHCP client is enabled. If it is, then a DHCP request is broadcast. If an IP address is received from the DHCP server, that IP address is used. If the DHCP request is unsuccessful (for example, a timeout occurs) or the DHCP client is not enabled, the SDRstick™ uses the IP address from the UFB instead.

If there is no valid UFB, the SDRstick™ broadcasts a DHCP request. If an IP address is received from the DHCP server, that IP address is used. If the DHCP request is unsuccessful (for example, a timeout occurs), the SDRstick™ uses the default IP address of **192.168.1.25**.

3.4 Step QS4 – Make External Connections

The SDRstick™ requires three external connections to function: antenna, Ethernet data connection and power input.

3.4.1 QS4b – Antenna

Connect an antenna to the J5 SMA connector. Note that there is no bandpass filtering at the receiver front-end. Excessive voltage at the antenna jack can damage the receiver. The input attenuator can mitigate some input overload conditions, but any voltage above about 3.5V p-p may damage the input circuitry.

3.4.2 QS4c – Ethernet Data Connection

Connect the BeMicroSDK Ethernet port either directly to a PC network port or to a LAN through a 100Mbps switch. Even though the port hardware supports 10Mbps and 100Mbps, a 100Mbps connection is required for proper operation. (Even at the lowest sample rate, 10Mbps Ethernet has insufficient bandwidth to support this receiver.)

3.4.3 QS4d – Power

Connect the power supply to J3. The BeMicroSDK and UDPSDR-HF2 combination requires about 950mA at 5VDC to operate properly. While the recommended way to supply power is through connector J3, you may also supply power through the USB connector if the USB port will supply enough power.

USB 3.0 ports should be able to supply enough current, and some USB 2.0 ports (especially on powered hubs) have been known to work, even though the required current is above the maximum USB 2.0 limit.

Since the BeMicroSDK negotiates for power over the USB port before it turns on, you cannot use a USB charger to power SDRstick™ HF2 regardless of its current capacity.

Note: Clean power is especially important given the high sensitivity of this receiver. USB power is not noted for its purity. If you experience excessive receiver noise while on USB power, especially at lower frequencies, consider using a well-filtered external power supply instead.

WARNING: NEVER APPLY EXTERNAL POWER TO J3/P1 WHILE PLUGGED INTO ANY USB PORT! THIS CAN DAMAGE YOUR USB PORT!

3.5 Step QS5 – Install and Run GUI Software

Tutorials on SDR GUI software are beyond the scope of this manual, but here are some quick links and tips for setting up four common but powerful programs that will work with your SDRstick™ HF2 receiver.

3.5.1 HSDR

High Definition Software Defined Radio, or HSDR, is a freeware SDR program for Windows 2000 through Windows 8. HSDR is written by Mario Taebel, DG0JBJ, and is an advanced version of Winrad. This is an excellent SDR GUI, and may be downloaded from the HSDR web site < <http://www.hdsdr.de/> >

The HSDR download is an executable installer for Windows. Simply download it to a directory on your local drive and run it to install the software.

After you have installed HSDR, you must place a copy of ExtIO_SDRSTICK.dll in the directory that HSDR runs. The latest version of this file can be found on the web at <svn.sdrstick.com> in the <sdrstick-release/software> directory.

If you have followed all of the above steps, when you run HSDR, an SDRstick™ network discovery dialog box will pop up showing the IP address of the SDRstick™ receiver that HSDR found on the network. Click **OK**, and the HSDR main screen appears. Simply click the **Start** button and you are on the air!

3.5.1.1 HSDR Tips

Here are a few tips for using HSDR with SDRstick™ HF2.

3.5.1.1.1 *Soundcard Selection*

If you are having receiver audio issues, click on the **Soundcard [F5]** button. You can then select one of several options, in case your PC has more than one audio output device. Also note that there is a **Mute** button in the left center of the cluster of blue

buttons above the date display. HSDR saves the setting of **Mute** from run to run, so if you had the receiver muted when you shut HSDR down, it will still be muted when you launch HSDR again.

3.5.1.1.2 Bandwidth Selection

The SDRstick™ firmware gives you two options for input sampling rate: 1.92Msps and 384Ksps. To change the input sampling rate, click the **Bandwidth [F6]** button. At the bottom of the left column, you will see a dialog box. Click on the small down-arrow and you will be presented with two selections, “384000” (384Ksps) and “1920000” (1.92Msps).

There are two reasons that you might want to select the lower sampling rate. The lower sampling rate requires less CPU resources, so you might want to choose a lower rate if you PC is slower or older. Another reason to choose a lower sampling rate is to reduce the network load. The 1.92Msps sample rate will consume almost 80% of the entire 100Mbps network bandwidth, or about 77Mbps. This will not work over a WiFi connection unless you reduce the sample rate. At 384Ksps, the data rate is about 15Mbps, which may be transportable over most 802.11g or 802.11n WiFi networks, but not over 802.11b networks.

3.5.1.1.3 Front End Attenuator

The 31-dB front-end step attenuator is controlled by the **RF+0** button in the upper right of the cluster of blue button located above the date display. Click on this button and a slider will pop up next to the **RF+0** button. As you move the slider down, notice that the number changes to **RF-1**, **RF-2**, etc. The number displayed within the button is the attenuation selected.

3.5.2 SDR#

SDR# (read SDR Sharp) is a high performance SDR application for Windows written in C#. It is a fully featured SDR, and is available for download here: <http://sdrsharp.com/>

The SDR# download is a zip archive, rather than an executable installer for Windows. Simply download it to a directory on your local drive and unzip the files.

After you have unzipped the files, you must place a copy of ExtIO_SDRSTICK.dll in the same directory. The latest version of this file can be found on the web at svn.sdrstick.com in the <sdrstick-release/software> directory.

If you have followed the above steps, when you run SDR#, an SDRstick™ network discovery dialog box will pop up showing the IP address of the SDRstick™ receiver that SDR# found on the network. Click **OK**, and the SDR# main screen appears. Simply click the **Play** button and you are on the air!

There is currently no way to control the 31-dB front-end step attenuator from SDR#. Eventually it will be supported through the SDRSTICK GUI, invoked by clicking the **Configure** button in the SDR# top menu bar.

3.5.3 PowerSDR

PowerSDR is fully featured SDR software for Windows, and is available for download from the openHPSDR downloads page here: <<http://openhpsdr.org/download.php>>. Scroll down to near the bottom, under the Windows section, and look for **PowerSDR_mRX_v3.1.5.0_Setup** or a similar revision.

The PowerSDR download is an executable installer for Windows. Simply download it to a directory on your local drive and run it to install the software.

PowerSDR does not require ExtIO_SDRSTICK.dll.

After you launch PowerSDR and before you click the **Power** button for the first time, you must click on the Setup tab and configure your hardware. Under the <General><Hardware Config> tab, select **HERMES** as your Radio Model, and click the **1-receiver** check box. Under the <General><Options> tab, select HIGH as the **Process Priority**. Under the <Audio><Primary> tab, select 384000 in the **Sample Rate** box. Under the <Audio><VAC1> tab, click the **Enable VAC 1** check box.

Close the Setup window and click the **Power** button and you are on the air! If you go back to the Setup window now, under the <General><Hardware Config> tab, you will see your SDRstick™ IP and MAC addresses displayed in the lower right corner of the window, under **Hermes Address**.

3.5.4 GNURadio

GNURadio is an open-source software development toolkit for Linux and Windows used to implement software-defined radios.

These instructions are for GNURadio version 3.6.5.1 under Ubuntu Linux 12.04LTS. Other versions are available; the installation procedure may be different.

3.5.4.1 GNURadio Installation

Point your browser to the GNURadio web page below and follow the instructions in the section **Using the build-gnuradio script**.

<http://gnuradio.org/redmine/projects/gnuradio/wiki/InstallingGR#Using-the-build-gnuradio-script>

3.5.4.2 SDRstick™ Source Block Installation

Point your browser to the SDRstick™ web SVN server here: <<http://svn.sdrstick.com>> and download the file **gr-sdrstick-sourceblock.tar.gz** from the <**sdrstick-release/gnuradio/sourceblock**> directory. Extract the files from this gzip archive into a directory of your choice. Follow the directions in the extracted

Readme.txt file to install the GNURadio SDRstick™ sourceblock and an example GRC flowgraph. The contents of the Readme.txt file are reproduced in Figure 9 for your convenience.

```
- Uncompress in directory of your choice.  
- cd gr-sdrstick  
- mkdir build  
- cd build  
- cmake ../  
- make  
- sudo make install  
- sudo ldconfig
```

Figure 9 - GNURadio Sourceblock Installation Readme.txt File

Start gnuradio-companion and open the example flowgraph using <file><open>. The flowgraph is named **sdrstick_am_rx.grc** and is located in the **gr-sdrstick/apps** directory.

4 Troubleshooting

Some of the more common problems and their solutions are outlined in the following sections. If you are still stuck after reading through this chapter, please log onto the SDRstick™ Yahoo group and ask for help.

To subscribe to the group, go to <http://groups.yahoo.com/groups/SDRstick>

4.1 PATH variable incorrectly set

Symptom: SDRstick™ Programmer appears to run, but the several windows just momentarily flash up on the screen and the BeMicroSDK does not get programmed.

Cause: SDRstick™ Programmer cannot find the software components it needs to program the BeMicroSDK files.

Solution: If Quartus II Web Edition is not installed, you must install it. If Quartus II Web Edition is already installed, you need to add a string to your PATH variable that points to the installed directory, typically **C:\altera\13.0\quartus\bin**, where **13.0** is replaced by whatever version number you have installed.

4.2 Java not installed

Symptom: SDRstick™ Programmer does not create a FLASH file when you click the **Generate** button.

Cause: Java is not installed.

Solution: Install a current version of Java.

4.3 Network cable not plugged in

Symptom: SDRstick™ discovery fails.

Cause: Ethernet cable not connected between SDRstick™ and PC or network switch.

Solution: Make sure that there is an Ethernet connection between the SDRstick™ and the PC. Verify the connection by Pinging the SDRstick™ from the PC. Remember that the data flows through the Ethernet port, not the USB port.

4.4 Incorrect network address assignments

Symptom: SDRstick™ discovery may or may not succeed, but communication fails and the receiver is unresponsive.

Cause: The PC and the SDRstick™ are on different subnets.

Solution: Either reprogram the SDRstick™ to an IP address within the same subnet as the PC, or change the IP address of the PC so that it is within the same subnet as the SDRstick™. Since SDRstick™ discovery is a broadcast, it may succeed even though it is on a subnet that is unreachable by the PC. Make sure that all MAC and IP addresses on the entire network are unique, and that all IP address bits with a “1” in the network mask are the same. For example, if your PC is set to IP address 192.169.1.10 with a net mask of 255.255.255.0, then you can set your SDRstick™ IP address to 192.168.1.xx, where xx=a number from 1 to 254, excluding 10 (which is already used by your PC).

4.5 ExtIO.dll not in correct directory

Symptom: HDSDR and/or SDR# start right up, but no SDRstick™ is found.

Cause: ExtIO_SDRSTICK.dll has not been copied into the run directory.

Solution: The ExtIO_SDRSTICK.dll file is required for HDSDR and SDR# to work with SDRstick™. Place a copy in the same directory as the executable file is located.

5 Theory of Operation

The next two sections describe the design of the UDPSDR-HF2 in very basic terms.

5.1 UDPSDR-HF2 Front-End Hardware

The UDPSDR-HF2 PCB block diagram is shown in Figure 10. The signal flow is straightforward, with the RF signal passing through the step attenuator, LPF, LNA and anti-alias filter before being sampled by the ADC.

The 122.88MHz clock oscillator can be phase-locked to the EXT_OSC input with the CLK_CTL signal. Not shown is a buffered clock from the ADC back to the BeMicroSDK that can be used for this purpose.

The audio CODEC is not used by the current firmware, as receive audio is sent to the PC sound system.




Figure 10 - UDPSDR-HF2 Hardware Block Diagram

5.2 UDPSDR-HF2 FPGA Code

The UDPSDR-HF2 simplified FPGA block diagram is shown in Figure 11. This very basic flow shows the Numerically Controlled Oscillator and the two multipliers that serve as a down-converter, followed by two decimating filters. The I/Q data is buffered by a FIFO and sent to the Ethernet MAC for transmission as UDP packets on the network.




Figure 11 - UDPSDR-HF2 Simplified FPGA Firmware Block Diagram

An internal NIOS soft-core CPU controls all of the processes and the data flow. The NIOS CPU also controls the boot loader functions and external flash memory programming operations, not shown.

6 Specifications

- Frequency Range: 100kHz to 55MHz, Digital Direct Sampling (DDS)
- Input impedance: 50 ohms
- RF input clipping level (typical, attenuator off): -10dBm
- RF input clipping level (typical, attenuator at 31dB): +21dBm
- Maximum Display Bandwidth: 1.92MHz
- Sampling Width and Rate: 16bits @ 122.88Msps
- MDS: -128dBm @ 14MHz (500Hz BW) for 3dB noise floor increase
- Antenna connection: standard SMA
- Power consumption: +5VDC @ 950mA (including BeMicroSDK)
- Dimensions, UDPSDR-HF2: 56mm x 80mm (2.2"W x 3.3"L)
- Dimensions, including BeMicroSDK: 56mm x 200mm (2.2"W x 8.0"L)

7 Appendix A – UDPSDR-HF2 J1/J2 Pin Definitions

| J1/J2 Pin | Signal Name | J1/J2 Pin | Signal Name |
|-----------|-----------------|-----------|-----------------|
| 1 | 3.3V (not used) | 2 | 3.3V (not used) |
| 3 | n/c | 4 | n/c |
| 5 | 122_88MHz | 6 | EXT_OSC_10MHZ |
| 7 | ADC_CLKA | 8 | n/c |
| 9 | INA0 | 10 | GND |
| 11 | INA1 | 12 | n/c |
| 13 | INA2 | 14 | n/c |
| 15 | INA3 | 16 | n/c |
| 17 | INA4 | 18 | n/c |
| 19 | INA5 | 20 | n/c |
| 21 | GND | 22 | GND |
| 23 | INA6 | 24 | n/c |
| 25 | INA7 | 26 | n/c |
| 27 | INA8 | 28 | n/c |
| 29 | INA9 | 30 | n/c |
| 31 | INA10 | 32 | GND |
| 33 | GND | 34 | n/c |
| 35 | INA11 | 36 | n/c |
| 37 | INA12 | 38 | n/c |
| 39 | INA13 | 40 | n/c |
| 41 | INA14 | 42 | n/c |
| 43 | INA15 | 44 | GND |
| 45 | n/c | 46 | n/c |
| 47 | RAND | 48 | n/c |
| 49 | OVFLA | 50 | n/c |
| 51 | PGA | 52 | CMCLK |
| 53 | GND | 54 | GND |
| 55 | CDIN | 56 | DITHER |
| 57 | n/c | 58 | n/c |
| 59 | CBCLK | 60 | PH_CODECS_nCS |
| 61 | CLRCIN | 62 | SPI_DATA |
| 63 | CLRCOUT | 64 | SPI_CLK |
| 65 | VCXO_CTL | 66 | ATTN_LE |
| 67 | DRV_CLK_OUT_N | 68 | n/c |
| 69 | n/c | 70 | n/c |
| 71 | n/c | 72 | n/c |
| 73 | n/c | 74 | n/c |
| 75 | n/c | 76 | GND |
| 77 | n/c | 78 | n/c |
| 79 | 5.0V | 80 | 5.0V |

3.3V – not used by HF2

122_88MHz – 3.3V buffered 122.88MHz clock output or hi-Z (see DRV_CLK_OUT_N)

EXT_OSC_10MHZ – buffered, squared 10MHz clock output from J4 reference clock

ADC_CLKA – LTC2208 CLKOUTA (buffered clock) output pin

GND – system ground and power return

INA[15:0] – LTC2208 DA[15:0] output pins

RAND – LTC2208 RAND (random) control input pin

OVFLA – LTC2208 OFA (overflow) output pin

PGA – LTC2208 PGA (programmable gain amp) control input pin

CMCLK – TLV320AIC23B XTI/MCLK input pin

CDIN – TLV320AIC23B DIN input pin

DITHER – LTC2208 DITHER (dither) control input pin

CBCLK – TLV320AIC23B BCLK input pin

PH_CODEC_nCS – TLV320AIC23B CSn input pin

CLRCIN - TLV320AIC23B LRCIN input pin

SPI_DATA – DAT-31-SP data input pin and TLV320AIC23B SDIN input pin

CLRCOUT - TLV320AIC23B LRCOUT input pin

SPI_CLK – DAT-31-SP clock input pin and TLV320AIC23B SCLK input pin

VCXO_CTL – 3.3V PWM VCXO control input

ATTN_LE – DAT-31-SP LE input pin

DRV_CLK_OUT_N – enable 122_88MHz clock three-state output when low

5.0V – power out to BeMicroSDK

Note: All signal directions are referenced to the UDPSDR-HF1 PCB.